

**Embedded Systems with ARM Cortex-M Microcontrollers in  
Assembly Language and C**

## **ARM Instruction References**

Z. Gu

Fall 2025



# Common ARM Instructions

| Type of Instruction            | ARM Assembly                           | Register Transfer Language Description                       |
|--------------------------------|--|--|
| Memory Access (Load and Store) | LDR r4, Mem                            | $[r4] \leftarrow [Mem]$ ; Mem is a global variable label     |
|                                | STR r4, Mem                            | $[Mem] \leftarrow [r4]$                                      |
|                                | LDR r4, [r3]                           | $[r4] \leftarrow [[r3]]$ ; register indirect                 |
|                                | STR r4, [r3, #4]                       | $[[r3] + 4] \leftarrow [r4]$ ; register indirect with offset |
| Move                           | MOV r4, r2                             | $[r4] \leftarrow [r2]$                                       |
|                                | MOV r4, #10                            | $[r4] \leftarrow 10$ ; 8-bit literal, can be shifted         |
| Load Address                   | ADR r4, Mem                            | $[r4] \leftarrow$ load address of label Mem                  |
| Arithmetic Instruction         | ADD r4, r2, r3                         | $[r4] \leftarrow [r2] + [r3]$                                |
|                                | MUL r4, r2, r3                         | $[r4] \leftarrow [r2] * [r3]$ (32-bit product)               |
|                                | SUB r4, r2, r3                         | $[r4] \leftarrow [r2] - [r3]$                                |
| Compare (sets condition codes) | CMP r4, r2                             |  |
| Conditional Branch             | BGT LABEL<br>(BGE, BLT, BLE, BEQ, BNE) | Branch to LABEL based on condition codes                     |
| Unconditional Branch           | B LABEL                                | Always Branch to LABEL                                       |

| Type of Instruction               | ARM Assembly            | Register Transfer Language Description  |
|-----------------------------------|-------------------------|---|
| ARM Logical Instructions          | AND r4, r2, r3          | $[r4] \leftarrow [r2] \text{ (bit-wise AND) } [r3]$   |
|                                   | AND r4, r2, #0xFF000000 | $[r4] \leftarrow [r2] \text{ (bit-wise AND) } FF000000$   |
|                                   | ORR r4, r2, r3          | $[r4] \leftarrow [r2] \text{ (bit-wise OR) } [r3]$  |
|                                   | EOR r4, r2, r3          | $[r4] \leftarrow [r2] \text{ (bit-wise XOR) } [r3]$   |
|                                   | BIC r4, r2, r3          | $[r4] \leftarrow [r2] \text{ (bit-wise AND) } (\text{NOT } [r3]) \text{ (clear bits set in } r3)$   |
|                                   | MOVN r4, r2             | $[r4] \leftarrow (\text{NOT}) [r2] \text{ (Flip all bits)}$   |
| ARM Shift and Rotate Instructions | MOV r4, r5, LSL #3      | $r4 \leftarrow \text{logical shift left } r5 \text{ by 3 positions. (Shift in zeros)}$  |
|                                   | MOV r4, r5, LSL r6      | $r4 \leftarrow \text{logical shift left } r5 \text{ by the number of positions specified in register } r6$  |
|                                   | MOV r4, r5, LSR #3      | $r4 \leftarrow \text{logical shift right } r5 \text{ by 3 positions. (Shift in zeros)}$   |
|                                   | MOV r4, r5, ASR #3      | $r4 \leftarrow \text{arithmetic shift right } r5 \text{ by 3 positions. (Shift with sign-extend)}$  |
|                                   | MOV r4, r5, ROR #3      | $r4 \leftarrow \text{rotate right } r5 \text{ by 3 positions. (Circulate shift)}$   |
|                                   | AND r4, r5, r6, LSL #2  | Shifts can operate on 3rd register operand of arithmetic or logical instruction, e.g., $r4 \leftarrow r5 \text{ AND } (\text{logical shift left } r6 \text{ by 8 positions})$ |

# Ch6 Summary: Condition Codes

| Suffix | Description               | Flags tested |
|--------|---------------------------|--------------|
| EQ     | EQual                     | Z=1          |
| NE     | Not Equal                 | Z=0          |
| CS/HS  | Unsigned HIGher or Same   | C=1          |
| CC/LO  | Unsigned LOwer            | C=0          |
| MI     | MIinus (Negative)         | N=1          |
| PL     | PLus (Positive or Zero)   | N=0          |
| VS     | oVerflow Set              | V=1          |
| VC     | oVerflow Cleared          | V=0          |
| HI     | Unsigned HIgher           | C=1 & Z=0    |
| LS     | Unsigned Lower or Same    | C=0 or Z=1   |
| GE     | Signed Greater or Equal   | N=V          |
| LT     | Signed Less Than          | N!=V         |
| GT     | Signed Greater Than       | Z=0 & N=V    |
| LE     | Signed Less than or Equal | Z=1 or N!=V  |
| AL     | ALways                    |              |

Note AL is the default and does not need to be specified

# NZCV Flags in xPSR

- ▶ **N** (negative) – set (1) when a signed result is negative, otherwise cleared (0).
- ▶ **Z** (zero) – set (1) when a result is 0, otherwise cleared (0).
- ▶ **C** (carry) – set (1) when an add-based operation produces an overflow, when a subtract-based operation doesn't require a borrow; when shifting, holds the last bit that's been shifted out; otherwise cleared (0).
- ▶ **V** (overflow) – set (1) when an add- or subtract-based operation generates a signed overflow, otherwise cleared (0).

**Negative** ----- signed result is negative

**Zero** ----- result is 0

**Carry** -----  
add op → overflow  
sub op doesn't borrow  
last bit shifted out when shifting

**oVerflow** --- add/sub op → signed overflow

# Ch6 Summary: Branch Instructions

|                             | Instruction          | Description   | Flags tested                          |
|-----------------------------|----------------------|---|---------------------------------------|
| <b>Unconditional Branch</b> | <b>B Label</b>       | Branch to label                                     |                                       |
| <b>Conditional Branch</b>   | <b>BEQ Label</b>     | Branch if <b>EQ</b> ual                             | <b>Z</b> = 1                          |
|                             | <b>BNE Label</b>     | Branch if <b>Not E</b> qual                         | <b>Z</b> = 0                          |
|                             | <b>BCS/BHS Label</b> | Branch if unsigned <b>H</b> igher or <b>S</b> ame   | <b>C</b> = 1                          |
|                             | <b>BCC/BLO Label</b> | Branch if unsigned <b>L</b> ower                    | <b>C</b> = 0                          |
|                             | <b>BMI Label</b>     | Branch if <b>M</b> inus (Negative)                  | <b>N</b> = 1                          |
|                             | <b>BPL Label</b>     | Branch if <b>P</b> lus (Positive or Zero)           | <b>N</b> = 0                          |
|                             | <b>BVS Label</b>     | Branch if <b>o</b> verflow <b>S</b> et              | <b>V</b> = 1                          |
|                             | <b>BVC Label</b>     | Branch if <b>o</b> verflow <b>C</b> lear            | <b>V</b> = 0                          |
|                             | <b>BHI Label</b>     | Branch if unsigned <b>H</b> igher                   | <b>C</b> = 1 & <b>Z</b> = 0           |
|                             | <b>BLS Label</b>     | Branch if unsigned <b>L</b> ower or <b>S</b> ame    | <b>C</b> = 0 or <b>Z</b> = 1          |
|                             | <b>BGE Label</b>     | Branch if signed <b>G</b> reater or <b>E</b> qual   | <b>N</b> = <b>V</b>                   |
|                             | <b>BLT Label</b>     | Branch if signed <b>L</b> ess <b>T</b> han          | <b>N</b> != <b>V</b>                  |
|                             | <b>BGT Label</b>     | Branch if signed <b>G</b> reater <b>T</b> han       | <b>Z</b> = 0 & <b>N</b> = <b>V</b>    |
|                             | <b>BLE Label</b>     | Branch if signed <b>L</b> ess than or <b>E</b> qual | <b>Z</b> = 1 or <b>N</b> = ! <b>V</b> |

# Ch6 Summary: Conditionally Executed

| Add instruction         | Condition                        | Flag tested            |
|-------------------------|----------------------------------|------------------------|
| <b>ADDEQ</b> r3, r2, r1 | Add if EQual                     | Add if Z = 1           |
| <b>ADDNE</b> r3, r2, r1 | Add if Not Equal                 | Add if Z = 0           |
| <b>ADDHS</b> r3, r2, r1 | Add if Unsigned Higher or Same   | Add if C = 1           |
| <b>ADDLO</b> r3, r2, r1 | Add if Unsigned LOwer            | Add if C = 0           |
| <b>ADDMI</b> r3, r2, r1 | Add if Minus (Negative)          | Add if N = 1           |
| <b>ADDPL</b> r3, r2, r1 | Add if PLus (Positive or Zero)   | Add if N = 0           |
| <b>ADDVS</b> r3, r2, r1 | Add if oVerflow Set              | Add if V = 1           |
| <b>ADDVC</b> r3, r2, r1 | Add if oVerflow Clear            | Add if V = 0           |
| <b>ADDHI</b> r3, r2, r1 | Add if Unsigned HIgher           | Add if C = 1 & Z = 0   |
| <b>ADDLS</b> r3, r2, r1 | Add if Unsigned Lower or Same    | Add if C = 0 or Z = 1  |
| <b>ADDGE</b> r3, r2, r1 | Add if Signed Greater or Equal   | Add if N = V           |
| <b>ADDLT</b> r3, r2, r1 | Add if Signed Less Than          | Add if N != V          |
| <b>ADDGT</b> r3, r2, r1 | Add if Signed Greater Than       | Add if Z = 0 & N = V   |
| <b>ADDLE</b> r3, r2, r1 | Add if Signed Less than or Equal | Add if Z = 1 or N = !V |

# Ch8 ARM Procedure Call Standard

| Register | Usage                         | Subroutine Preserved | Notes  |
|----------|-------------------------------|----------------------|--|
| r0       | Argument 1 and return value   | No                   | If return has 64 bits, then r0:r1 hold it. If argument 1 has 64 bits, r0:r1 hold it. |
| r1       | Argument 2                    | No                   |  |
| r2       | Argument 3                    | No                   | If the return has 128 bits, r0-r3 hold it.   |
| r3       | Argument 4                    | No                   | If more than 4 arguments, use the stack  |
| r4       | General-purpose V1            | Yes                  | Variable register 1 holds a local variable.  |
| r5       | General-purpose V2            | Yes                  | Variable register 2 holds a local variable.  |
| r6       | General-purpose V3            | Yes                  | Variable register 3 holds a local variable.  |
| r7       | General-purpose V4            | Yes                  | Variable register 4 holds a local variable.  |
| r8       | General-purpose V5            | Yes                  | Variable register 5 holds a local variable.  |
| r9       | Platform specific/V6          | Yes                  | Usage is platform-dependent.   |
| r10      | General-purpose V7            | Yes                  | Variable register 7 holds a local variable.  |
| r11      | General-purpose V8            | Yes                  | Variable register 8 holds a local variable.  |
| r12 (IP) | Intra-procedure-call register | No                   | It holds intermediate values between a procedure and the sub-procedure it calls.     |
| r13 (SP) | Stack pointer                 | Yes                  | SP has to be the same after a subroutine has completed.                              |
| r14 (LR) | Link register                 | No                   | Receives return address on BL call to procedure                                      |
| r15 (PC) | Program counter               | N/A                  | Do not directly change PC  |